V. Yamuna , P. Meenakshi Vidya , S. Sudha. Design of Power Efficient Double Edge Triggered DLL Clock Generator. ijetst [Internet]. 2017Jun.30 [cited 2024Sep.29];4(06):5257-60. Available from: https://ijetst.igmpublication.org/index.php/ijetst/article/view/1135